;	== == ==
:	
:	#1
	Ш
	I
:	
;	Ĭ
	F
:	;
ļ	4
	-42
:	4
:	
******	4

ase type a plus sign (+) inside this box    +   the Panerwork Reduction Act of 1995, no persons are required.	Approved for use through 09/30/2000. OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE red to respond to a collection of information unless it disolays a valid OMB control number.
UTILITY	Attomey Docket No. 679 P 0 5 U S
PATENT APPLICATION	First Inventor or Application Identifier
	Title Frequency Synthesizer
TRANSMITTAL  nly for new nonprovisional applications under 37 C.F.R. § 1.5	(b), Express Mail Label No.
APPLICATION ELEMENTS ee MPEP chapter 600 concerning utility patent application co	ASSISTANT Commissioner for Patents  ADDRESS TO: Box Patent Application
Prior application information: Examiner  For CONTINUATION or DIVISIONAL APPS only: The entire under Box 4b, is considered a part of the disclosure of reference. The incorporation can only be relied upon w	a. Computer Readable Copy  b. Paper Copy (identical to computer copy)  c. Statement verifying identity of above copies  ACCOMPANYING APPLICATION PARTS  7. Assignment Papers (cover sheet & document(s))  8. (when there is an assignee) Attorney  9. English Translation Document (if applicable)  10. Information Disclosure  11. Preliminary Amendment  12. X Return Receipt Postcard (MPEP 503)  (Should be specifically itemized)  13. Statement(s) Statement filed in prior application of certified Copy of Priority Document(s)  14. (if toreign priority is claimed)  15. Other:  16. SMALL ENTITY  27. EXCEPT  17. Group / At Unit:  18. Group / At Unit:  19. Group / At Unit:  19. Group of Attorney application is supplied to a companying continuation or divisional application and is hereby incorporated by en a portion has been inadvertently omitted from the submitted application parts.  ESPONDENCE ADDRESS
Customer Number or Bar Code Label	or \times\text{\tin}\text{\tett{\text{\tett{\text{\text{\text{\texi}\text{\text{\texi}\text{\text{\text{\texitil{\text{\text{\texit{\text{\texitil{\texitit}\tint{\texitin}\texititt{\text{\texitilex{\tiinte\texit{\text{\texi{\tet

Address Station H K2H 7T8 Zip Code Ontario State Nepean 820-1553 (613) City 820-1366 Fax (613)Telephone Canada Country

Registration No. (Attorney/Agent) 19333 Harold C. Baker Name (Print/Type) July 28, 2000 Date

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

#### FREQUENCY SYNTHESIZER

### Field of the Invention

The present invention relates to frequency synthesizers and more specifically, to frequency synthesizers which produce an output frequency higher than the input frequency.

# Background of the Invention

In digital communications systems, it is often necessary to provide a clock signal with a frequency different from that of the available reference signal. This necessity may require independent crystal oscillators if both frequency sources need to be spectrally pure. However, independent crystal oscillators increase the cost of the equipment and can cause problems if the crystal oscillators drift differently with age and temperature.

One approach to solving the above problem of different required frequencies is to synthesize a signal with a high frequency from a reference signal having a reference frequency.

Using well known phase locked loop (PLL) techniques, this high frequency is generated and is then divided into a lower desired frequency. Typically, the reference frequency is multiplied by an integer factor N to produce the high frequency and then divided by another integer factor M to obtain the desired frequency. This method works well if the desired frequency is a convenient ratio of the reference frequency such as 1/2, 3/2, or 5/6. However, if the desired frequency is not a convenient ratio of the

25

5

10

25

30

5

10

reference frequency, this method can prove cumbersome. For example, if the desired frequency is 12 MHz and the reference frequency is 19.68 MHz, the reference frequency must be multiplied by N=25 and the resulting frequency must be divided by M=41. The very high frequency generated in this example would result in higher power consumption for integrated circuits.

An alternative approach is to divide the reference frequency and then multiply the divided frequency to obtain the desired frequency. However, this method has a significant drawback in that phase noise is multiplied along with the divided frequency.

US Patent 3,976,945 provides yet another alternative. This patent discloses performing a non integer division of the input signal to obtain an output signal with the desired frequency. However, in this case the output frequency must necessarily be less than the input frequency. If the desired frequency were higher than the input frequency, this method would not be applicable.

Accordingly, there is a need for a method and an apparatus which can provide a desired output frequency higher than the input frequency without the power consumption and phase noise of the above methods.

# Summary of the Invention

The present invention provides a method and apparatus which provides a signal with an output frequency higher than an input frequency. A phase generator generates multiple phase signals from the input signal with each phase signal having the same frequency as the input signal but being out of phase with the input signal by multiples of a set time

30

· ·

5

10

interval. These phase signals are transmitted to a multiplexer. The multiplexer output is determined by a select word generated by an accumulator from a stored value. The accumulator is clocked by the multiplexer output and the accumulator adds a control word with a set value to the stored value in the accumulator. This addition is accomplished at every cycle of the multiplexer output. By judiciously choosing control word and the time interval between phases, frequencies higher that the input frequency can be generated at the multiplexer output.

In a first embodiment, the present invention provides a frequency synthesizer for producing an output signal with an output frequency higher than an input frequency, the synthesizer comprising:

- a multiphase reference generator generating
  a plurality of phase signals having a reference
  frequency;
- a multiplexer coupled to receive the plurality of phase signals, the multiplexer having a multiplexer output signal based on at least one of the plurality of phase signals; and
- a phase selector coupled to receive the multiplexer output signal, the phase selector having a selector output which selects the multiplexer output signal; wherein
- each phase signal is out of phase with the other phase signal by a multiple of a predetermined time interval,
- $\mbox{-}$  the selector output is received by the multiplexer means and

the multiplexer output is the output signal.

In a second embodiment, the present invention provides a frequency synthesizer comprising:

- a phase generator coupled to receive an input signal having a reference frequency and generating a plurality of phase signals having a frequency substantially equal to a reference frequency, each phase signal being out of phase with the input signal by a multiple of a predetermined time interval,
- a multiplexer means coupled to receive the plurality of phase signals and producing a multiplexer output,
- a phase selector clocked by the multiplexer output and producing a selector output transmitted to the multiplexer means and
- a predetermined control word transmitted to the phase selector, the control word being added by the phase selector to a stored value on every cycle of the multiplexer output wherein
- the multiplexer output is selected by the selector output and is based on at least one of the plurality of phase signals and
- each successive multiplexer output leads its predecessor by a multiple of the predetermined time interval.

In a third embodiment, the present invention provides a method of synthesizing an output signal with an output frequency higher than a reference frequency from a plurality of phase signals having the reference frequency with each phase signal being out of phase with

`\ \*

adjacent phase signals by a multiple of a predetermined time interval, the method comprising:

- a) generating a select word from a stored value,
- b) selecting a selected phase signal from the plurality of phase signals based on at least a portion of the select word,
- c) generating an output signal from said selected phase signal,
- d) repeating steps a) to c) for every cycle of the output signal.

# Description of the Figures

A better understanding of the invention may be obtained by reading the detailed description of the invention below, in conjunction with the following drawings, in which:

Figure 1 is a block diagram of a frequency synthesizer in accordance with the present invention;

Figure 2 is a block diagram of a first embodiment of the invention.

Figure 3 is a block diagram of a specific implementation of the embodiment illustrated in Fig 2.

Figure 4 is a timing diagram for the sixteen phase signals used in the embodiment in Figure 3;

Figure 5 is a block diagram of a second embodiment of the invention.

# Description of the Preferred Embodiment

Referring to Figure 1, there is shown a block diagram of a frequency synthesizer5. A multiphase reference generator 10 generates multiple phases 30 of a

signal with a reference frequency. These multiple phase signals 30 are sent to a multiplexer 40. The output 50 of the multiplexer 40 serves as both the output signal and as the clock of a phase selector 60. The phase selector 60 receives a control word 70 at port IN. A portion of the selector output 80 of the phase selector 60 is used as a SELECT signal for the multiplexer 40. The SELECT signal is used to select which one of the multiple phase signals 30 is used as the output 50 of the multiplexer 40.

Referring to Figures 2 and 3, a specific embodiment of the invention is illustrated. embodiment, the multi-phase reference generator is comprised of a reference signal 90 being sent to a phase The phase generator 100 generates generator 100. multiple phase signals 30 from the reference signal 90 and the multiple phase signals 30 are sent to the multiplexer 40. The input signal 90 has a reference frequency of 19.86 MHz and the phase generator 100 generates 16 phase signals 30A-30P. (see Figure 3) These phase signals are sent to a 16:1 multiplexer, (MUX) 40A. The 16:1 MUX 40A selects one of the its sixteen phase signals 30A-30P based on the input to select port 42. The numbers in the block 40A refer to the select values required at the select port 42 to select the phase Thus, to select OUT11 (phase signal 30F), a binary value of 101 (decimal value 5) must be inputted to the select port 42. The MUX 40A output 50 is used to clock a 20 bit accumulator 60A which serves as the phase selector 60. The accumulator 60A is fed a control word 70 which the accumulator 60A adds to a stored value on every cycle of the MUX output 50.

15 e

The input to the select port 42 is a portion of the selector output 80. In this case the 4 most significant bits (MSB) of the selector output 80 serves as the select word 110 sent to select port 42.

The selector output 80 is the binary value of the stored value in the accumulator 60A, a binary digital accumulator. Thus, if the selector output 80 has a decimal value of 9001 and the control word 70 has a decimal value of 10, on the next cycle of the MUX output 50 the selector output 80 becomes 9001+10=9011 (decimal value) as the control word is added to the stored value, thereby changing the selector output 80. In other words, the accumulator adds a control word X to a stored value  $Y_0$  to produce a new stored value  $Y_1$  on each cycle of the selected phase signal (any one of 30A-30P). So, for every cycle of the selected phase signal, a new stored value  $Y_1$  is determined by

$$Y_1 = X + Y_0 \tag{1}$$

where  $Y_0$  is the previous stored value. When the accumulator 60A overflows, it produces a stored value

$$Y_1 = X + Y_0 - K \tag{2}$$

where K is the maximum value which the accumulator can store. If the control word X is negative, then the new stored value becomes

$$Y_1 = X + Y_0 + K \tag{3}$$

This is how most currently known binary digital accumulators handle overflow. It should be noted that, by varying the control word X, the frequency of the output signal 50 can be varied. Thus, the value of the control word X effectively controls the frequency of the output signal 50.

Regarding the phase generator 100, the phase signals 30A-30P it produces all have the same frequency as the input or reference signal 90. However, each phase signal 30A-30P is out of phase with the reference signal 90 by a time value which is a multiple of a set time interval. For this example, the set time interval is

$$\frac{1}{(16x19.86MHz)} = 3.176ns. \tag{4}$$

Thus, OUT1 in Figure 2 would be 3.176ns later than the reference signal, OUT2 would be 3.176ns x 2 later than the reference signal and 3.176ns later than OUT1. To best illustrate this, Figure 4 shows the timing diagrams of the phase signal OUT1-OUT16 along with the reference signal REF. It should be noted that in Figure 4, each division in the time axis (horizontal axis) represents 3.176 ns.

From the above, the required set time interval between phase signals for a given number of phase signals and reference frequency can be generalized to be:

$$Set Time Interval = \frac{1}{(number of phase signals)x(reference frequency)}$$
(5)

The phase generator 100 can be a multiple stage Johnson counter - in this case it would be an 8 stage Johnson counter. The phase generator 100 can also be a delay lock loop (DLL) circuit. Alternatively, the multiple phase signals can be generated by a ring oscillator.

To assure trouble free operation and to obtain higher output frequencies, the phase selector 60 (as embodied by the accumulator 60A) should select progressively earlier phase signals rather than progressively later phase signals. This means that each successive phase signal should lead its predecessor phase signal by a multiple of the set time interval. This provides a shorter cycle time for the MUX output 50 than the input or reference signal, thereby obtaining a higher frequency.

To best illustrate the workings of the synthesizer, the following example is provided:

The output frequency of the synthesizer is given by

$$f_{out} = \frac{f_{ref}}{(1 - \frac{x}{2^n})} \tag{6}$$

where  $f_{\rm out}$  is the output frequency,  $f_{\rm ref}$  is the frequency of the 16 phase reference, X is the control word controlling the accumulator and n is the number of bits in the accumulator. For a 20 bit accumulator with a 24 MHz selected output frequency and a 19.68 MHz reference frequency, the correct value of X is, from Equation 6, 188744. For example, if the initial state of the

accumulator, Y, is 0, then the subsequent states resulting from subsequent cycles of the selected output will be, using Equation 1, 188744, 377488, 566232, 754976 and 943720. On the next selected output cycle, the accumulator will overflow giving, from Equation 2,  $11322464-2^{20}=83888$  (decimal).

The four MSBs of these accumulator states form the numbers 0 for the initial state then, 2, 5, 8, 11, 14. After the overflow, the four MSBs form the number 1. This output sequence should in turn select OUT16, as the initial phase, then OUT14, OUT11, OUT8, OUT5, OUT2, and after the overflow, OUT15. These results are summarized in Table 1 below:

Table 1

Previous	Current	4 MSBs of	4 MSBs of	Phase
Accumulator	Accumulator	Current	Current	Chosen
State	State (Y <sub>1</sub>	Accumulator	Accumulator	
(Y <sub>o</sub> in	in decimal)	State (Y <sub>1</sub> )	State (Y <sub>1</sub> )	
decimal)		in binary	in decimal	
-	0	0000	0	OUT16
0	188744	0010	. 2	OUT14
188744	377488	0101	5	OUT11
377488	566232	1000	8	OUT8
566232	754976	1011	11	OUT5
754976	943720	1110	14	OUT2
943720	83888	0001	1	OUT15

Although the long term accuracy of the synthesizer is limited only by the accuracy of the reference and the number of bits in the accumulator, the synthesizer will have a periodic jitter whose amplitude will be at least one-half the time interval between

phase signals. Increasing the number of phase signals will reduce this time interval. The error is slightly more than one-half the time interval between phases because the interval between phases will not be exactly the same once imperfections in the delay elements are taken into account. These delay elements form the multiphase reference for producing the different phase signals and can be a Johnson counter, frequency divider, or a ring oscillator.

It should be noted that the parameters of the embodiments described above can be extended. Specifically, the number of phase signals is not constrained to 16. If the number of phase signals to choose from can be extended to a number which is a higher power of 2 (i.e. 32, 64, etc.), then the accumulator need not be changed. It is apparent that the multiplexer would have to be capable of handling the number of phase signals available. Also, instead of only using the 4 MSBs of the selector output 80, more bits would have to be included in the select word.

However, while the above contemplates using a number of phase signals which is an even power of 2, the design can be further extended to phase signals which are not an even power of 2. As an example, if the number of phase signals was 20, two possible routes can be taken to implement the invention. Specifically, the accumulator can be designed to overflow at a multiple of 20 where the multiple is a "round" binary number such as 2, 4, 8 etc. The 5 MSBs can then be used to select one of the 20 phase signals. The 5 MSBs could be constrained to be in the range from 0 to 19 by suitable logic gating.

It should also be noted that the phase generator and the phase selector need not be completely separate. Figure 5 illustrates an embodiment which uses 64 phase signals but does not require that all 64 phase signals be generated. The 64 phase signals are derived from only 16 phase signals.

In the embodiment of Figure 5, the multiplexer comprises a 16 x 2 multiplexer 40B and a blender/interpolator circuit 40C. The 16 x 2 multiplexer 40B selects two of the 16 phase signals based on a portion of the select word 110. The blender/interpolator circuit 40C is a 4 phase to 1 phase interpolator circuit which can generate specific delays between its inputs. The phase generator 100 and the accumulator 60A remain the same as shown in Figures 2 and 3. However, instead of only using the 4 MSBs of the selector output 80 as the select word 110,6 MSBs are used. The added 2 MSBs are used to control the blender/interpolator circuit 40C.

In Figure 5, rather than selecting a single phase signal, two adjacent phase signals are selected by the four MSBs (bits 19 to 16) of the selector output 60A. These two selected phase signals are then blended or interpolated to produce a phase signal (the MUX output) with some fixed delay plus an additional variable delay that is a portion of the delay between the two selected phase signals. The variable delay is controlled by the two LSBs (bits 15 and 14) of the six MSBs (bits 19 to 14) of the accumulator output 80.

It is important to have the control of the blending circuit 40B provide the same result as if the six bit select sort were directly controlling a 64 phase reference. To provide this result, with the four bit

select word values of 0 to 15 (of bits 19-16) selecting phases OUT1 to OUT16 respectively, the 2 bit select word values of 0 to 3 (of bits 15-14) should respectively select increasing variable delays.

A person understanding the above-described invention may now conceive of alternative designs, using the principles described herein. All such designs which fall within the scope of the claims appended hereto are considered to be part of the present invention.

5

#### I claim:

- 1. A frequency synthesizer for producing an output signal with an output frequency higher than an input frequency, the synthesizer comprising:
- a multiphase reference generator generating a plurality of phase signals having a reference frequency;
- a multiplexer coupled to receive the plurality of phase signals, the multiplexer having a multiplexer output signal based on at least one of the plurality of phase signals; and
- a phase selector coupled to receive the multiplexer output signal, the phase selector having a selector output which selects the multiplexer output signal;

wherein

- each phase signal is out of phase with the other phase signal by a multiple of a predetermined time interval,
- the selector output is received by the multiplexer and

the multiplexer output is the output signal.

2. A frequency synthesizer as in claim 1 wherein the multiplexer output is chosen from the plurality of phase signals and a new phase signal is chosen as the multiplexer output by the phase selector on the occurrence of either a rising edge of the multiplexer output.

- 3. A frequency synthesizer as in claim 2 wherein each successive phase signal chosen by the phase selector leads its predecessor by a multiple of the predetermined time interval.
- 4. A frequency synthesizer as in claim 3 wherein the multiphase reference generator is a phase generator coupled to receive a reference signal having the reference frequency and wherein the plurality of phase signals is based on the reference signal.
- 5. A frequency synthesizer as in claim 4 wherein the phase generator is chosen from the group comprising:
  - a ring oscillator;
  - a Johnson counter circuit; and
  - a delay locked loop circuit.
- 6. A frequency synthesizer as in claim 5 wherein the multiplexer selects one out of a plurality of possible phase signals from the phase generator as the multiplexer output based on a select word.
- 7. A frequency synthesizer as in claim 6 wherein the phase selector is a binary digital accumulator clocked by the multiplexer output.
- 8. A frequency synthesizer as in claim 7 wherein the binary digital accumulator adds a predetermined binary control word to a binary stored value on each cycle of the multiplexer output, and wherein selected bits of the binary stored value forms the selector output.

- 9. A frequency synthesizer as in claim 8 wherein the selector output is transmitted to the multiplexer as the select word.
- 10. A frequency synthesizer as in claim 1 wherein the multiplexer output is produced from at least two phase signals chosen from the plurality of phase signals.
- 11. A frequency synthesizer as in claim 10 wherein each successive multiplexer output determined by the selector output leads its predecessor by a multiple of the predetermined time interval.
- 12. A frequency synthesizer as in claim 11 wherein the multiphase reference generator is a phase generator coupled to receive a reference signal having the reference frequency and wherein the plurality of phase signals is based on the reference signal.
- 13. A frequency synthesizer as in claim 12 wherein the phase generator is chosen from the group comprising:
  - a ring oscillator;
  - a Johnson counter circuit; and
  - a delay locked loop circuit.
- 14. A frequency synthesizer as in claim 11 wherein the multiplexer comprises:
- a multiplexer circuit which selects at least two selected phase signals out of the plurality of phase signals; and

10

15

a signal blender/interpolator coupled to receive the selected phase signals from the multiplexer, the signal blender/interpolator producing the multiplexer output; and wherein

the signal blender/interpolator blends the selected phase signals to produce the multiplexer output, and

at least two selected phase signals are selected based on a portion of a select word.

- 15. A frequency synthesizer as in claim 14 wherein the multiplexer output includes a variable delay determined by a delay between the selected phase signals and a first portion of the select word.
- 16. A frequency synthesizer as in claim 14 wherein the phase selector is a binary digital accumulator clocked by the multiplexer output.
- 17. A frequency synthesizer as in claim 16 wherein the binary digital accumulator adds a predetermined binary control word to a binary stored value on each cycle of the multiplexer output, and wherein selected bits of the binary stored value forms the selector output.
- 18. A frequency synthesizer as in claim 17 wherein the selector output is transmitted to the multiplexer means as the select word.
  - 19. A frequency synthesizer comprising:

5

- a phase generator coupled to receive an input signal having a reference frequency and generating a plurality of phase signals having a frequency substantially equal to a reference frequency, each phase signal being out of phase with the input signal by a multiple of a predetermined time interval,
- a multiplexer means coupled to receive the plurality of phase signals and producing a multiplexer output,
- a phase selector clocked by the multiplexer output and producing a selector output transmitted to the multiplexer means and
- a predetermined control word transmitted to the phase selector, the control word being added by the phase selector to a stored value on every cycle of the multiplexer output wherein
- the multiplexer output is selected by the selector output and is based on at least one of the plurality of phase signals and
- each successive multiplexer output leads its predecessor by a multiple of the predetermined time interval.
- 20. A method of synthesizing an output signal with an output frequency higher than a reference frequency from a plurality of phase signals having the reference frequency with each phase signal being out of phase with adjacent phase signals by a multiple of a predetermined time interval, the method comprising:
- a) generating a select word from a stored value,

- b) selecting a selected phase signal from the 10 plurality of phase signals based on at least a portion of the select word,
  - c) generating an output signal from said selected phase signal,
  - d) repeating steps a) to c) for every cycle of the output signal.
  - 21. A method as claimed in claim 20 further including the step of generating the plurality of phase signals.
  - 22. A method as claimed in claim 20 wherein each successive output signal leads its predecessor by a multiple of the predetermined time interval.
  - 23. A method as in claim 20 wherein step b) includes selecting at least two selected phase signals from the plurality of phase signals based on at least a portion of the select word.
  - 24. A method as in claim 23 wherein step c) includes blending the at least two selected phase signals to produce the output signal.
  - 25. A method as in claim 20 wherein step a) includes adding a predetermined control word to the stored value to produce a new stored value.

#### **ABSTRACT**

The present invention provides a method and apparatus which provides a signal with an output frequency higher than an input frequency. A phase generator generates multiple phase signals from the input signal with each phase signal having the same frequency as the input signal but being out of phase with the input signal by multiples of a set time These phase signals are transmitted to a interval. The multiplexer output is determined by a multiplexer. select word generated by an accumulator from a stored The accumulator is clocked by the multiplexer output and the accumulator adds a control word with a set value to the stored value in the accumulator. addition is accomplished at every cycle of the multiplexer output. By judiciously choosing control word and the time interval between phases, frequencies higher that the input frequency can be generated at the multiplexer output.






FIG 2

13 v



. 😘

DUMB †#F 18/15 **19** BUIS OUTP 8.071 bund 9619 BUB BUT? pur6 מעזג art . out 3 DUT2 \$4T1 \*REF 



ο,

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains

a valid OMB control number.

#### 679P05US **Attorney Docket Number DECLARATION FOR UTILITY OR** Riley First Named Inventor **DESIGN** COMPLETE IF KNOWN PATENT APPLICATION Application Number (37 CFR 1.63) Filing Date ☑ Declaration ☐ Declaration Group Art Unit OR Submitted after Initial Submitted Filing (surcharge with Initial (37 ČFR 1.16 (e)) **Examiner Name** Filing required)

	I hamby declare that			
As a below named inventor,				
My residence, post office addre				
t believe t am the original, first names are listed below) of the	and sole inventor (if only subject matter which is d	one name is listed below) o aimed and for which a pate	or an original, firs ent is sought on	st and joint inventor (if plural the invention entitled:
FREQUEN	CY SYNTHESI	ZER		
the specification of which is attached hereto	(Title	of the Invention)		
OR was filed on (MM/DD/Y	YYY)	as United	States Applicati	ion Number or PGT International
Application Number	and wa	s amended on (MM/DD/Y)	m	(if applicable).
I hereby state that I have revie amended by any amendment s I acknowledge the duty to disci	specifically referred to add	ve.		
I hereby claim foreign priority to certificate, or 365(a) of any PC America, listed below and have or of any PCT international appl	International application	heating the box any forei	nn anniication fo	ation(s) for patent or inventor's other than the United States of or patent or inventor's certificate, only is claimed.
Prior Foreign Application	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached? YES NO
Number(s)	Country	(mini bos : 1 : 1)		
Additional foreign application	on numbers are listed on a	supplemental priority data	sheet PTO/SB/	02B attached hereto:
I hereby claim the benefit und	der 35 U.S.C. 119(e) of an	y United States provisiona	apolication(s) li	sted below.
Application Number(s) Filing		e (MM/DD/YYYY)	Additional provisional appl numbers are listed on a supplemental priority data PTO/SB/02B attached her	
		1		

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

# **DECLARATION** — Utility or Design Patent Application

DECLARAT		Othity of				11		
nereby claim the benefit under 35 mited States of America, listed benefited States or PCT International formation which is material to part the national or PCT internation	elow and, insu application in to tentability as o	the manner provided by tefined in 37 CFR 1.56			U.S.C. 112, labetween the fi	cknowled ling date	ge the duty to of the prior a	disclose pplication
U.S. Parent Application or PCT Parent Number				Parent Filing Date (MM/DD/YYYY)		Parent Patent Number (if applicable)		
N	umbei							
						* .		
Additional U.S. or PCT intern	ational applicat	tion numbers are listed o	on a suppleme	ental priority	data sheet PT	O/SB/02E	attached her	eto.
a named inventor, I hereby app d Trademark Office connected t	oint the followi	ng registered practitione Customer Number	r(s) to prosec	ute this app	lication and to	transaci a	Place Custon	ner
id Hademark Office Commocour		OR	s) name/regis	tration num	i ber listed belov	1	Number Bar C Label here	
	FTI	Registration	o) name s		Name		Regist Num	
Name 57		Number						
R.A. Wilkes		28170						
H.C. Baker		19333					1	
R.G. Hendry  Additional registered practition	ner(s) named (	22927 on supplemental Registe	ered Practition	er Informat	ion sheet PTO/	SB/02C a	ttached heret	0.
Direct all correspondence to:		ner Number					dence addr	
medi ali companiament	or Bar	Code Label						
Name Pas	scal &	Associates						
P.0	). Box	11121						
Address			1-					
Addicas	ation H	1		Dnta	rid	K2	н 7т8	
City	pean .		State	<u> </u>		(613		1553
Country	nada	Telephone (6		20-136	l atatamante m	ade on ir	formation an	d belief are
I hereby declare that all statem believed to be true; and furthe punishable by fine or imprisons application or any patent issued	ment, or both,	rein of my own knowled atements were made with under 18 U.S.C. 1001	ith the knowl and that suc	edge that v h willful fak	villful false stat se statements	ements a may jeop	nd the like so ardize the va	made are
Name of Sole or First I	nventor:		ПАГ	etition ha	s been filed f	or this ur	nsigned inve	entor
Given Name (fire	t and middle	[if any])			Family Nam	e or Sun	name	
Thomas Atkii	n Denni	ng		R	ILEY			1
Inventor's Signature							Date	7/27
	goode	State 0	N Co	untry	Canao	la	Citizenship	CA
Post Office Address	3356 Le	eroy Street	/					
Post Office Address		Stone	u Al	1 / / · · ·			Ι	
city Osgoo	de sta	ate ON	ZIP ,	KOA	2000 a	ountry	Can	ada
Additional inventors are	being name	d on thesuppler	mental Addi	tional Inve	entor(s) sheet	(s) PTO/	SB/02A atta	ched her